     8     (                                                                       google,veyron-minnie-rev4 google,veyron-minnie-rev3 google,veyron-minnie-rev2 google,veyron-minnie-rev1 google,veyron-minnie-rev0 google,veyron-minnie google,veyron rockchip,rk3288             &            7Google Minnie      aliases          =/ethernet@ff290000           G/i2c@ff650000            L/i2c@ff140000            Q/i2c@ff660000            V/i2c@ff150000            [/i2c@ff160000            `/i2c@ff170000            e/mmc@ff0f0000            k/mmc@ff0c0000            q/mmc@ff0d0000            w/mmc@ff0e0000            }/serial@ff180000             /serial@ff190000             /serial@ff690000             /serial@ff1b0000             /serial@ff1c0000             /spi@ff110000            /spi@ff120000            /spi@ff130000            /spi@ff110000/ec@0/i2c-tunnel         arm-pmu          arm,cortex-a12-pmu        0                                                                      cpus                                       rockchip,rk3066-smp                cpu@500          cpu          arm,cortex-a12                                     
                      -  @        ;              B  r        \   	        h         cpu@501          cpu          arm,cortex-a12                                   
                      -  @        ;              B  r        h         cpu@502          cpu          arm,cortex-a12                                   
                      -  @        ;              B  r        h         cpu@503          cpu          arm,cortex-a12                                   
                      -  @        ;              B  r        h            cpu-opp-table            operating-points-v2          p        h      opp-126000000           {                   opp-216000000           {                    opp-408000000           {    Q                opp-600000000           {    #F                opp-696000000           {    )|          ~      opp-816000000           {    0,          B@      opp-1008000000          {    <                opp-1200000000          {    G                opp-1416000000          {    Tfr          O      opp-1512000000          {    ZJ                opp-1608000000          {    _"                 opp-1704000000          {    e          p      opp-1800000000          {    kI          \         bus          simple-bus                                       dma-controller@ff250000          arm,pl330 arm,primecell              %        @                                                                   ;            	  apb_pclk            h         dma-controller@ff600000          arm,pl330 arm,primecell              `        @                                                                    ;            	  apb_pclk          	  disabled          dma-controller@ffb20000          arm,pl330 arm,primecell                      @                                                                    ;            	  apb_pclk            h   k         reserved-memory                                      dma-unusable@fe000000                                   oscillator           fixed-clock         n6         xin24m          
            h   
      timer            arm,armv7-timer                0                                 
          n6          ;      timer@ff810000           rockchip,rk3288-timer                                          H           ;     a   
        pclk timer        display-subsystem            rockchip,display-subsystem          R            mmc@ff0c0000             rockchip,rk3288-dw-mshc         Xр         ;           D      r      v        biu ciu ciu-drive ciu-sample            f                                            @                       qreset           okay            }                                                            Z                                    
                   $            1        <default         J                     mmc@ff0d0000             rockchip,rk3288-dw-mshc         Xр         ;           E      s      w        biu ciu ciu-drive ciu-sample            f                   !                        @                       qreset           okay            }                     T         a        w                    <default         J                                             
                   $         mmc@ff0e0000             rockchip,rk3288-dw-mshc         Xр         ;           F      t      x        biu ciu ciu-drive ciu-sample            f                   "                        @                       qreset         	  disabled          mmc@ff0f0000             rockchip,rk3288-dw-mshc         Xр         ;           G      u      y        biu ciu ciu-drive ciu-sample            f                   #                        @                       qreset           okay            }                                1                 w                    <default         J               saradc@ff100000          rockchip,saradc                                       $                      ;      I     [        saradc apb_pclk               W        qsaradc-apb        	  disabled          spi@ff110000          (   rockchip,rk3288-spi rockchip,rk3066-spi         ;      A     R        spiclk apb_pclk                             tx rx                   ,           <default         J       !   "   #                                                        okay       ec@0             google,cros-ec-spi                                   &                          <default         J   $         -   i2c-tunnel           google,cros-ec-i2c-tunnel                                            bq27500@55           ti,bq27500              U         keyboard-controller          google,cros-ec-keyb                                $     D  >  }  ;  0  D  Y  1   
 d  > " A # (	 C  \    =  @   V 	 B
 |  } ) <  ?  	  + ^  a    !  % $ '	 &
 +  , . / - 3 2 * 5	 4 9     	  	 

 8 l j       6 	  g i            spi@ff120000          (   rockchip,rk3288-spi rockchip,rk3066-spi         ;      B     S        spiclk apb_pclk                             tx rx                   -           <default         J   %   &   '   (                                                      	  disabled          spi@ff130000          (   rockchip,rk3288-spi rockchip,rk3066-spi         ;      C     T        spiclk apb_pclk                             tx rx                   .           <default         J   )   *   +   ,                                                        okay            K      flash@0          jedec,spi-nor                                 i2c@ff140000             rockchip,rk3288-i2c                                       >                                     i2c         ;     M        <default         J   -        okay                     ^   2        v   d   tpm@20           infineon,slb9645tt                                 i2c@ff150000             rockchip,rk3288-i2c                                       ?                                     i2c         ;     O        <default         J   .        okay                     ^   2        v  ,   touchscreen@10           elan,ekth3500                        &   /                       <default         J   0   1           /                 2           2         i2c@ff160000             rockchip,rk3288-i2c                                       @                                     i2c         ;     P        <default         J   3        okay                     ^   2        v  ,   ts3a227e@3b          ti,ts3a227e             ;         &   4                       <default         J   5                   h         trackpad@15          elan,ekth3000                        &                          <default         J   6           7                  i2c@ff170000             rockchip,rk3288-i2c                                       A                                     i2c         ;     Q        <default         J   8      	  disabled          serial@ff180000       &   rockchip,rk3288-uart snps,dw-apb-uart                                         7                                 ;      M     U        baudclk apb_pclk                                tx rx           <default         J   9   :   ;        okay       bluetooth           <default         J   <   =   >         brcm,bcm43540-bt               ?                  ?               '   ?               ; -        E             serial@ff190000       &   rockchip,rk3288-uart snps,dw-apb-uart                                         8                                 ;      N     V        baudclk apb_pclk                                tx rx           <default         J   @        okay          serial@ff690000       &   rockchip,rk3288-uart snps,dw-apb-uart                i                         9                                 ;      O     W        baudclk apb_pclk            <default         J   A        okay          serial@ff1b0000       &   rockchip,rk3288-uart snps,dw-apb-uart                                         :                                 ;      P     X        baudclk apb_pclk                                tx rx           <default         J   B      	  disabled          serial@ff1c0000       &   rockchip,rk3288-uart snps,dw-apb-uart                                         ;                                 ;      Q     Y        baudclk apb_pclk                  	      
        tx rx           <default         J   C      	  disabled          thermal-zones      reserve_thermal         \          r             D          cpu_thermal         \   d        r             D      trips      cpu_alert0           p                   passive         h   E      cpu_alert1           $                   passive         h   F      cpu_crit                             	   critical             cooling-maps       map0               E      0                                map1               F      0                          gpu_thermal         \   d        r             D      trips      gpu_alert0           4                   passive         h   G      gpu_crit                             	   critical             cooling-maps       map0               G           H               tsadc@ff280000           rockchip,rk3288-tsadc                (                         %           ;      H     Z        tsadc apb_pclk                      
  qtsadc-apb           <init default sleep          J   I           J           I                      K         H        okay            	                       h   D      ethernet@ff290000            rockchip,rk3288-gmac                 )                                              ;macirq eth_wake_irq            K      8  ;            f      g      c                 ]      M  stmmaceth mac_clk_rx mac_clk_tx clk_mac_ref clk_mac_refout aclk_mac pclk_mac                  B      
  qstmmaceth         	  disabled          usb@ff500000             generic-ehci                 P                                    ;             K   L        Pusb         okay             Z      usb@ff520000             generic-ohci                 R                         )           ;             K   L        Pusb       	  disabled          usb@ff540000          2   rockchip,rk3288-usb rockchip,rk3066-usb snps,dwc2                T                                    ;             otg         phost            K   M      	  Pusb2-phy             x        okay                   usb@ff580000          2   rockchip,rk3288-usb rockchip,rk3066-usb snps,dwc2                X                                    ;             otg         phost                                             @   @            K   N      	  Pusb2-phy            okay                  z           N               usb@ff5c0000             generic-ehci                 \                                    ;           	  disabled          i2c@ff650000             rockchip,rk3288-i2c              e                         <                                     i2c         ;     L        <default         J   O        okay                     ^   2        v   d   pmic@1b          rockchip,rk808                      xin32k wifibt_32kin          &   4                       <default         J   P   Q   R                          
                      *           6           B           N   S        Z           f           r              7                      S           S        h      regulators     DCDC_REG1           vdd_arm                            q                    q        h   	   regulator-state-mem          ,         DCDC_REG2           vdd_gpu                            5                    q        h      regulator-state-mem          ,         DCDC_REG3           vcc135_ddr                       regulator-state-mem          E         DCDC_REG4           vcc_18                             w@         w@        h      regulator-state-mem          E        ] w@         LDO_REG1          	  vcc33_io                               2Z         2Z        h   7   regulator-state-mem          E        ] 2Z         LDO_REG3            vdd_10                             B@         B@   regulator-state-mem          E        ] B@         LDO_REG7            vdd10_lcd_pwren_h                              &%         &%   regulator-state-mem          ,         SWITCH_REG1       
  vcc33_lcd                             h   i   regulator-state-mem          ,         LDO_REG6            vcc18_codec                            w@         w@        h   j   regulator-state-mem          ,         LDO_REG4          	  vccio_sd             w@         2Z        h      regulator-state-mem          ,         LDO_REG5          	  vcc33_sd             2Z         2Z        h      regulator-state-mem          ,         LDO_REG8          
  vcc33_ccd                              2Z         2Z   regulator-state-mem          ,         LDO_REG2             2Z         2Z        vcc33_touch         h   2   regulator-state-mem          ,         SWITCH_REG2         vcc5v_touch    regulator-state-mem          ,                  i2c@ff660000             rockchip,rk3288-i2c              f                         =                                     i2c         ;     N        <default         J   T        okay                     ^   2        v      max98090@10          maxim,max98090                       &   U                       mclk            ;      q        <default         J   V        h            pwm@ff680000             rockchip,rk3288-pwm              h                 y           <default         J   W        ;     _        pwm         okay            h         pwm@ff680010             rockchip,rk3288-pwm              h                y           <default         J   X        ;     _        pwm         okay            h         pwm@ff680020             rockchip,rk3288-pwm              h                 y           <default         J   Y        ;     _        pwm       	  disabled          pwm@ff680030             rockchip,rk3288-pwm              h 0               y           <default         J   Z        ;     _        pwm       	  disabled          sram@ff700000         
   mmio-sram                p                                                 p       smp-sram@0           rockchip,rk3066-smp-sram                             sram@ff720000         #   rockchip,rk3288-pmu-sram mmio-sram               r               power-management@ff730000         &   rockchip,rk3288-pmu syscon simple-mfd                s                 h      power-controller          !   rockchip,rk3288-power-controller                                                       h           
        h   n   power-domain@9              	        ;                                                                                   c     h     g     f     d     e      h      i      l      k      j      $     [   \   ]   ^   _   `   a   b   c      power-domain@11                     ;            o      p           d   e      power-domain@12                     ;                      f      power-domain@13                     ;                 g   h         reboot-mode          syscon-reboot-mode                     RB         RB        RB	        RB         syscon@ff740000          rockchip,rk3288-sgrf syscon              t               clock-controller@ff760000            rockchip,rk3288-cru              v                    K        
                    H                                    j                k      $  #gׄ e  рxh рxh        h         syscon@ff770000       &   rockchip,rk3288-grf syscon simple-mfd                w                 h   K   edp-phy          rockchip,rk3288-dp-phy          ;      h        24m                     okay            h   ~      io-domains        "   rockchip,rk3288-io-voltage-domain           okay            		   7        	           	           	,   7        	<   7        	J   i        	V           	b   j        	o         usbphy           rockchip,rk3288-usb-phy                                   okay       usb-phy@320                                 ;      ]        phyclk          
                        
  qphy-reset           h   N      usb-phy@334                        4        ;      ^        phyclk          
                        
  qphy-reset           h   L      usb-phy@348                        H        ;      _        phyclk          
                        
  qphy-reset           h   M            watchdog@ff800000             rockchip,rk3288-wdt snps,dw-wdt                               ;     p                O           okay          sound@ff88b0000       ,   rockchip,rk3288-spdif rockchip,rk3066-spdif                               	}            ;      T           
  mclk hclk              k           tx                  6           <default         J   l           K      	  disabled          i2s@ff890000          (   rockchip,rk3288-i2s rockchip,rk3066-i2s                               	}                    5           ;      R             i2s_clk i2s_hclk               k       k           tx rx           <default         J   m        	           	           okay            h         crypto@ff8a0000          rockchip,rk3288-crypto                       @                 0            ;                 }              aclk hclk sclk apb_pclk                       qcrypto-rst          okay          iommu@ff900800           rockchip,iommu                       @                           ;iep_mmu         ;                   aclk iface          	          	  disabled          iommu@ff914000           rockchip,iommu                @            P                                   ;isp_mmu         ;                   aclk iface          	             	      	  disabled          rga@ff920000             rockchip,rk3288-rga                                                 ;                 j        aclk hclk sclk          	   n   	              i      l      m        qcore axi ahb          vop@ff930000             rockchip,rk3288-vop                                                              ;                         aclk_vop dclk_vop hclk_vop          	   n   	              d      e      f        qaxi ahb dclk            	   o        okay       port                                      h      endpoint@0                       
    p        h         endpoint@1                      
    q        h         endpoint@2                      
    r        h   y      endpoint@3                      
    s        h   |            iommu@ff930300           rockchip,iommu                                                	  ;vopb_mmu            ;                   aclk iface          	   n   	        	            okay            h   o      vop@ff940000             rockchip,rk3288-vop                                                              ;                         aclk_vop dclk_vop hclk_vop          	   n   	                                  qaxi ahb dclk            	   t        okay       port                                      h      endpoint@0                       
    u        h         endpoint@1                      
    v        h         endpoint@2                      
    w        h   z      endpoint@3                      
    x        h   }            iommu@ff940300           rockchip,iommu                                                	  ;vopl_mmu            ;                   aclk iface          	   n   	        	            okay            h   t      mipi@ff960000         *   rockchip,rk3288-mipi-dsi snps,dw-mipi-dsi                        @                            ;      ~     d      	  ref pclk            	   n   	           K      	  disabled       ports      port                                 endpoint@0                       
    y        h   r      endpoint@1                      
    z        h   w               lvds@ff96c000            rockchip,rk3288-lvds                        @         ;     g      
  pclk_lvds           <lcdc            J   {        	   n   	           K      	  disabled       ports                                port@0                                            endpoint@0                       
    |        h   s      endpoint@1                      
    }        h   x               dp@ff970000          rockchip,rk3288-dp                       @                 b           ;      i     c        dp pclk         K   ~        Pdp                o        qdp             K        okay            <default         J      ports                                port@0                                            endpoint@0                       
            h   q      endpoint@1                      
            h   v         port@1                                           endpoint@0                       
            h                  hdmi@ff980000            rockchip,rk3288-dw-hdmi                                          	}               K                g           ;     h      m      n        iahb isfr cec           	   n   	        okay            <default unwedge         J                      h      ports      port                                 endpoint@0                       
            h   p      endpoint@1                      
            h   u               video-codec@ff9a0000             rockchip,rk3288-vpu                                       	          
         
  ;vepu vdpu           ;                 
  aclk hclk           	           	   n         iommu@ff9a0800           rockchip,iommu                                                  ;vpu_mmu         ;                   aclk iface          	            	   n           h         iommu@ff9c0440           rockchip,iommu                @       @           @                o         	  ;hevc_mmu            ;                   aclk iface          	          	  disabled          gpu@ffa30000          #   rockchip,rk3288-mali arm,mali-t760                              $                                         ;job mmu gpu         ;              
                      	   n           okay            
           h   H      gpu-opp-table            operating-points-v2         h      opp-100000000           {              ~      opp-200000000           {              ~      opp-300000000           {              B@      opp-400000000           {    ׄ                opp-600000000           {    #F                   qos@ffaa0000             syscon                                 h   g      qos@ffaa0080             syscon                                h   h      qos@ffad0000             syscon                                 h   \      qos@ffad0100             syscon                                h   ]      qos@ffad0180             syscon                               h   ^      qos@ffad0400             syscon                                h   _      qos@ffad0480             syscon                               h   `      qos@ffad0500             syscon                                h   [      qos@ffad0800             syscon                                h   a      qos@ffad0880             syscon                               h   b      qos@ffad0900             syscon               	                 h   c      qos@ffae0000             syscon                                 h   f      qos@ffaf0000             syscon                                 h   d      qos@ffaf0080             syscon                                h   e      efuse@ffb40000           rockchip,rk3288-efuse                                                           ;     q        pclk_efuse     cpu-id@7                         cpu_leakage@17                          interrupt-controller@ffc01000            arm,gic-400          
        
1                       @                                 @             `                        	          h         pinctrl          rockchip,rk3288-pinctrl            K                                                      <default sleep           J                                   gpio0@ff750000           rockchip,gpio-bank               u                         Q           ;     @         
B        
R            
        
1           
^PMIC_SLEEP_AP DDRIO_PWROFF DDRIO_RETEN TS3A227E_INT_L PMIC_INT_L PWR_KEY_L AP_LID_INT_L EC_IN_RW AC_PRESENT_AP RECOVERY_SW_L OTP_OUT HOST1_PWR_EN USBOTG_PWREN_H AP_WARM_RESET_H nFALUT2 I2C0_SDA_PMIC I2C0_SCL_PMIC SUSPEND_L USB_INT          h   4      gpio1@ff780000           rockchip,gpio-bank               x                         R           ;     A         
B        
R            
        
1         gpio2@ff790000           rockchip,gpio-bank               y                         S           ;     B         
B        
R            
        
1           
^CONFIG0 CONFIG1 CONFIG2     CONFIG3 PROCHOT# EMMC_RST_L   BL_PWR_EN AVDD_1V8_DISP_EN TOUCH_INT TOUCH_RST I2C3_SCL_TP I2C3_SDA_TP            h   /      gpio3@ff7a0000           rockchip,gpio-bank               z                         T           ;     C         
B        
R            
        
1           
^FLASH0_D0 FLASH0_D1 FLASH0_D2 FLASH0_D3 FLASH0_D4 FLASH0_D5 FLASH0_D6 FLASH0_D7         FLASH0_CS2/EMMC_CMD  FLASH0_DQS/EMMC_CLKO         gpio4@ff7b0000           rockchip,gpio-bank               {                         U           ;     D         
B        
R            
        
1           
^                UART0_RXD UART0_TXD UART0_CTS UART0_RTS SDIO0_D0 SDIO0_D1 SDIO0_D2 SDIO0_D3 SDIO0_CMD SDIO0_CLK dev_wake  WIFI_ENABLE_H BT_ENABLE_L WIFI_HOST_WAKE BT_HOST_WAKE         h   ?      gpio5@ff7c0000           rockchip,gpio-bank               |                         V           ;     E         
B        
R            
        
1         U  
^          Volum_Up# Volum_Down# SPI0_CLK SPI0_CS0 SPI0_TXD SPI0_RXD    VCC50_HDMI_EN            h         gpio6@ff7d0000           rockchip,gpio-bank               }                         W           ;     F         
B        
R            
        
1           
^I2S0_SCLK I2S0_LRCK_RX I2S0_LRCK_TX I2S0_SDI I2S0_SDO0 HP_DET_H  INT_CODEC I2S0_CLK I2C2_SDA I2C2_SCL MICDET     SDMMC_D0 SDMMC_D1 SDMMC_D2 SDMMC_D3 SDMMC_CLK SDMMC_CMD            h   U      gpio7@ff7e0000           rockchip,gpio-bank               ~                         X           ;     G         
B        
R            
        
1           
^LCDC_BL PWM_LOG BL_EN TRACKPAD_INT TPM_INT_H SDMMC_DET_L AP_FLASH_WP_L EC_INT CPU_NMI DVS_OK SDMMC_WP EDP_HPD DVS1 nFALUT1 LCD_EN DVS2 VCC5V_GOOD_H I2C4_SDA_TP I2C4_SCL_TP I2C5_SDA_HDMI I2C5_SCL_HDMI 5V_DRV UART2_RXD UART2_TXD          h         gpio8@ff7f0000           rockchip,gpio-bank                                        Y           ;     H         
B        
R            
        
1         ^  
^RAM_ID0 RAM_ID1 RAM_ID2 RAM_ID3 I2C1_SDA_TPM I2C1_SCL_TPM SPI2_CLK SPI2_CS0 SPI2_RXD SPI2_TXD         hdmi       hdmi-cec-c0         
n                  hdmi-cec-c7         
n                  hdmi-ddc             
n                                h         hdmi-ddc-unwedge             
n                                 h         vcc50-hdmi-en           
n                     h            pcfg-output-low          
|        h         pcfg-pull-up             
        h         pcfg-pull-down           
        h         pcfg-pull-none           
        h         pcfg-pull-none-12ma          
        
           h         suspend    global-pwroff           
n                      h         ddrio-pwroff            
n                     h         ddr0-retention          
n                     h         ddr1-retention          
n                   suspend-l-wake          
n                      h         suspend-l-sleep         
n                      h            edp    edp-hpd         
n                    h            i2c0       i2c0-xfer            
n                                  h   O         i2c1       i2c1-xfer            
n                                h   -         i2c2       i2c2-xfer            
n      	            
              h   T         i2c3       i2c3-xfer            
n                                h   .         i2c4       i2c4-xfer            
n                                h   3         i2c5       i2c5-xfer            
n                                h   8         i2s0       i2s0-bus          `  
n                                                                                 h   m         lcdc       lcdc-ctl          @  
n                                                        h   {         sdmmc      sdmmc-clk           
n                    h         sdmmc-cmd           
n                    h         sdmmc-cd            
n                  sdmmc-bus1          
n                  sdmmc-bus4        @  
n                                                        h         sdmmc-cd-disabled           
n                     h         sdmmc-cd-pin            
n                     h            sdio0      sdio0-bus1          
n                  sdio0-bus4        @  
n                                                        h         sdio0-cmd           
n                    h         sdio0-clk           
n                    h         sdio0-cd            
n                  sdio0-wp            
n                  sdio0-pwr           
n                  sdio0-bkpwr         
n                  sdio0-int           
n                  wifienable-h            
n                     h         bt-enable-l         
n                     h   =      bt-host-wake            
n                   bt-host-wake-l          
n                     h   <      bt-dev-wake-sleep           
n                   bt-dev-wake-awake           
n                   bt-dev-wake         
n                     h   >         sdio1      sdio1-bus1          
n                  sdio1-bus4        @  
n                                                      sdio1-cd            
n                  sdio1-wp            
n                  sdio1-bkpwr         
n                  sdio1-int           
n                  sdio1-cmd           
n                  sdio1-clk           
n                  sdio1-pwr           
n      	               emmc       emmc-clk            
n                    h         emmc-cmd            
n                    h         emmc-pwr            
n      	            emmc-bus1           
n                   emmc-bus4         @  
n                                                       emmc-bus8           
n                                                                                                         h         emmc-reset          
n      	               h            spi0       spi0-clk            
n                    h          spi0-cs0            
n                    h   #      spi0-tx         
n                    h   !      spi0-rx         
n                    h   "      spi0-cs1            
n                     spi1       spi1-clk            
n                    h   %      spi1-cs0            
n                    h   (      spi1-rx         
n                    h   '      spi1-tx         
n                    h   &         spi2       spi2-cs1            
n                  spi2-clk            
n                    h   )      spi2-cs0            
n                    h   ,      spi2-rx         
n                    h   +      spi2-tx         
n      	              h   *         uart0      uart0-xfer           
n                                h   9      uart0-cts           
n                    h   :      uart0-rts           
n                    h   ;         uart1      uart1-xfer           
n                  	              h   @      uart1-cts           
n      
            uart1-rts           
n                     uart2      uart2-xfer           
n                                h   A         uart3      uart3-xfer           
n                                h   B      uart3-cts           
n      	            uart3-rts           
n      
               uart4      uart4-xfer           
n                                h   C      uart4-cts           
n                  uart4-rts           
n                     tsadc      otp-pin         
n       
               h   I      otp-out         
n       
              h   J         pwm0       pwm0-pin            
n                     h   W         pwm1       pwm1-pin            
n                    h   X         pwm2       pwm2-pin            
n                    h   Y         pwm3       pwm3-pin            
n                    h   Z         gmac       rgmii-pins          
n                                                                                                                                           	                                                rmii-pins           
n                                                                                                                                  spdif      spdif-tx            
n                    h   l         pcfg-pull-none-drv-8ma           
        
           h         pcfg-pull-up-drv-8ma             
        
         pcfg-output-high             
        h         buttons    pwr-key-l           
n                      h         ap-lid-int-l            
n                      h         volum-down-l            
n                     h         volum-up-l          
n      
               h            pmic       pmic-int-l          
n                      h   P      dvs-1           
n                     h   Q      dvs-2           
n                     h   R         reboot     ap-warm-reset-h         
n                      h            recovery-switch    rec-mode-l          
n       	                tpm    tpm-int-h           
n                      write-protect      fw-wp-ap            
n                      codec      hp-det          
n                     h         int-codec           
n                     h   V      mic-det         
n                     h            headset    ts3a227e-int-l          
n                      h   5         backlight      bl_pwr_en           
n                     h         bl-en           
n                     h            lcd    lcd-en          
n                     h         avdd-1v8-disp-en            
n                     h            charger    ac-present-ap           
n                      h            cros-ec    ec-int          
n                     h   $         trackpad       trackpad-int            
n                     h   6         usb-host       host1-pwr-en            
n                      h         usbotg-pwren-h          
n                      h            buck-5v    drv-5v          
n                     h            prochot    gpio-prochot            
n                      touchscreen    touch-int           
n                     h   0      touch-rst           
n                     h   1            chosen          
serial2:115200n8          memory           memory                                power-button          
   gpio-keys           <default         J      power           
Power              4              
   t        
   d                  gpio-restart             gpio-restart               4               <default         J           
         emmc-pwrseq          mmc-pwrseq-emmc         J           <default            /   	            h         sdio-pwrseq          mmc-pwrseq-simple           ;            
  ext_clock           <default         J              ?              h         vcc-5v           regulator-fixed         vcc_5v                             LK@         LK@                            !                  <default         J           h   S      vcc33-sys            regulator-fixed       
  vcc33_sys                              2Z         2Z                   h         vcc50-hdmi           regulator-fixed         vcc50_hdmi                               S                 !                  <default         J         vdd-logic            pwm-regulator         
  vdd_logic           &                     +           6   {            J                              ~         p                sound         !   rockchip,rockchip-audio-max98090            <default         J              ]VEYRON-I2S          l                         U                  U                                  backlight-regulator          regulator-fixed                  !   /               <default         J           backlight_regulator                      :        h         panel-regulator          regulator-fixed                  !                  <default         J           panel_regulator                    h         vcc18-lcd            regulator-fixed                  !   /               <default         J         
  vcc18_lcd                                      backlight            pwm-backlight                                        +           D                  <default         J           &        B@            Q   
        f   
        w           h         panel            auo,b101ean01           okay            w                 panel-timing            @                                                                                               ports      port       endpoint            
            h                  gpio-charger             gpio-charger            mains              4               <default         J         lid-switch        
   gpio-keys           <default         J      lid         
Lid            4                       
                       
            vccsys           regulator-fixed         vccsys                            h         vcc5-host1-regulator             regulator-fixed                  !   4               <default         J           vcc5_host1                          vcc5v-otg-regulator          regulator-fixed                  !   4               <default         J           vcc5_host2                          volume-buttons        
   gpio-keys           <default         J         volum_down          
Volum_down                           
   r        
   d      volum_up          	  
Volum_up                  
           
   s        
   d            	#address-cells #size-cells compatible interrupt-parent model ethernet0 i2c0 i2c1 i2c2 i2c3 i2c4 i2c5 mshc0 mshc1 mshc2 mshc3 serial0 serial1 serial2 serial3 serial4 spi0 spi1 spi2 i2c20 interrupts interrupt-affinity enable-method rockchip,pmu device_type reg resets operating-points-v2 #cooling-cells clock-latency clocks dynamic-power-coefficient cpu0-supply phandle opp-shared opp-hz opp-microvolt ranges #dma-cells arm,pl330-broken-no-flushp arm,pl330-periph-burst clock-names status clock-frequency clock-output-names #clock-cells arm,cpu-registers-not-fw-configured arm,no-tick-in-suspend ports max-frequency fifo-depth reset-names bus-width cap-mmc-highspeed cap-sd-highspeed card-detect-delay cd-gpios rockchip,default-sample-phase sd-uhs-sdr12 sd-uhs-sdr25 sd-uhs-sdr50 sd-uhs-sdr104 vmmc-supply vqmmc-supply disable-wp pinctrl-names pinctrl-0 cap-sdio-irq keep-power-in-suspend mmc-pwrseq non-removable mmc-hs200-1_8v #io-channel-cells dmas dma-names google,cros-ec-spi-pre-delay spi-max-frequency google,remote-bus keypad,num-rows keypad,num-columns google,needs-ghost-filter linux,keymap rx-sample-delay-ns i2c-scl-falling-time-ns i2c-scl-rising-time-ns powered-while-suspended reset-gpios vcc33-supply vccio-supply ti,micbias vcc-supply wakeup-source reg-shift reg-io-width host-wakeup-gpios shutdown-gpios device-wakeup-gpios max-speed brcm,bt-pcm-int-params polling-delay-passive polling-delay thermal-sensors temperature hysteresis trip cooling-device pinctrl-1 pinctrl-2 #thermal-sensor-cells rockchip,grf rockchip,hw-tshut-temp rockchip,hw-tshut-mode rockchip,hw-tshut-polarity interrupt-names phys phy-names needs-reset-on-resume dr_mode snps,reset-phy-on-wake snps,need-phy-for-wake g-np-tx-fifo-size g-rx-fifo-size g-tx-fifo-size assigned-clocks assigned-clock-parents rockchip,system-power-controller vcc1-supply vcc2-supply vcc3-supply vcc4-supply vcc6-supply vcc7-supply vcc8-supply vcc12-supply vddio-supply vcc10-supply vcc9-supply vcc11-supply regulator-name regulator-always-on regulator-boot-on regulator-min-microvolt regulator-max-microvolt regulator-ramp-delay regulator-off-in-suspend regulator-on-in-suspend regulator-suspend-microvolt #pwm-cells #power-domain-cells pm_qos offset mode-normal mode-recovery mode-bootloader mode-loader #reset-cells assigned-clock-rates #phy-cells bb-supply dvp-supply flash0-supply gpio1830-supply gpio30-supply lcdc-supply wifi-supply audio-supply sdcard-supply #sound-dai-cells rockchip,playback-channels rockchip,capture-channels #iommu-cells rockchip,disable-mmu-reset power-domains iommus remote-endpoint mali-supply interrupt-controller #interrupt-cells gpio-controller #gpio-cells gpio-line-names rockchip,pins output-low bias-pull-up bias-pull-down bias-disable drive-strength output-high stdout-path label linux,code debounce-interval priority vin-supply enable-active-high gpio pwms pwm-supply pwm-dutycycle-range pwm-dutycycle-unit rockchip,model rockchip,i2s-controller rockchip,audio-codec rockchip,hp-det-gpios rockchip,mic-det-gpios rockchip,headset-codec rockchip,hdmi-codec startup-delay-us brightness-levels num-interpolated-steps default-brightness-level enable-gpios post-pwm-on-delay-ms pwm-off-delay-ms power-supply backlight hactive hfront-porch hback-porch hsync-len vactive vfront-porch vback-porch vsync-len charger-type linux,input-type 