 G   8 :   (             :p                                 armsom,sige7 rockchip,rk3588                                     +            7ArmSoM Sige7       aliases          =/pinctrl/gpio@fd8a0000           C/pinctrl/gpio@fec20000           I/pinctrl/gpio@fec30000           O/pinctrl/gpio@fec40000           U/pinctrl/gpio@fec50000           [/i2c@fd880000            `/i2c@fea90000            e/i2c@feaa0000            j/i2c@feab0000            o/i2c@feac0000            t/i2c@fead0000            y/i2c@fec80000            ~/i2c@fec90000            /i2c@feca0000            /serial@fd890000             /serial@feb40000             /serial@feb50000             /serial@feb60000             /serial@feb70000             /serial@feb80000             /serial@feb90000             /serial@feba0000             /serial@febb0000             /serial@febc0000             /spi@feb00000            /spi@feb10000            /spi@feb20000            /spi@feb30000            /spi@fecb0000            /mmc@fe2e0000            /mmc@fe2c0000         cpus                         +       cpu-map    cluster0       core0                     core1                     core2                     core3                        cluster1       core0                     core1                        cluster2       core0                     core1               	            cpu@0            cpu           arm,cortex-a55                      psci                      0   
            7   
            G0,         \           l           y   @                                 @                                                                                   cpu@100          cpu           arm,cortex-a55                     psci                      0   
            \           l           y   @                                 @                                                                                   cpu@200          cpu           arm,cortex-a55                     psci                      0   
            \           l           y   @                                 @                                                                                   cpu@300          cpu           arm,cortex-a55                     psci                      0   
            \           l           y   @                                 @                                                                                   cpu@400          cpu           arm,cortex-a76                     psci                       0   
           7   
           G0,         \           l           y   @                                 @                                                                                  cpu@500          cpu           arm,cortex-a76                     psci                       0   
           \           l           y   @                                 @                                                                                  cpu@600          cpu           arm,cortex-a76                     psci                       0   
           7   
           G0,         \           l           y   @                                 @                                                                                  cpu@700          cpu           arm,cortex-a76                     psci                       0   
           \           l           y   @                                 @                                                                            	      idle-states         %psci       cpu-sleep             arm,idle-state           2        C           Z   d        k   x        {                      l2-cache-l0           cache           n           {   @                                                           l2-cache-l1           cache           n           {   @                                                           l2-cache-l2           cache           n           {   @                                                           l2-cache-l3           cache           n           {   @                                                           l2-cache-b0           cache           n           {   @                                                           l2-cache-b1           cache           n           {   @                                                           l2-cache-b2           cache           n           {   @                                                           l2-cache-b3           cache           n           {   @                                                              l3-cache              cache           n 0          {   @                                                display-subsystem             rockchip,display-subsystem                   firmware       optee             linaro,optee-tz         smc       scmi              arm,scmi-smc                                              +       protocol@14                                  
      protocol@16                                   pmu-a55           arm,cortex-a55-pmu                            pmu-a76           arm,cortex-a76-pmu                            psci              arm,psci-1.0            smc       clock-0           fixed-clock         )׫        spll                      timer             arm,armv8-timer       P                                               
                          %  sec-phys phys virt hyp-phys hyp-virt          clock-1           fixed-clock         n6         xin24m                    clock-2           fixed-clock                    xin32k                    sram@10f000       
    mmio-sram                                                                  +      sram@0            arm,scmi-shmem                                     gpu@fb000000          *    rockchip,rk3588-mali arm,mali-valhall-csf                                             7   
           G         0                       core coregroup stacks                   0         \              ]              ^               job mmu gpu         (               6okay               !        =   "                 usb@fc000000              rockchip,rk3588-dwc3 snps,dwc3                      @                                0                       ref_clk suspend_clk bus_clk         Iotg         Q   #   $           Vusb2-phy usb3-phy         
  `utmi_wide           (               i     R         p                                                   	  6disabled          usb@fc800000          "    rockchip,rk3588-ehci generic-ehci                                                      0                  %        Q   &        Vusb         (             	  6disabled          usb@fc840000          "    rockchip,rk3588-ohci generic-ohci                                                      0                  %        Q   &        Vusb         (             	  6disabled          usb@fc880000          "    rockchip,rk3588-ehci generic-ehci                                                      0                  '        Q   (        Vusb         (               6okay          usb@fc8c0000          "    rockchip,rk3588-ohci generic-ohci                                                      0                  '        Q   (        Vusb         (               6okay          usb@fcd00000              rockchip,rk3588-dwc3 snps,dwc3                     @                              (  0     j     i     h     k     r      &  ref_clk suspend_clk bus_clk utmi pipe           Ihost            Q   )         	  Vusb3-phy          
  `utmi_wide           i     4         p                                          	  6disabled          iommu@fc900000            arm,smmu-v3                             @        q             s             v             o               eventq gerror priq cmdq-sync            6         	  6disabled          iommu@fcb00000            arm,smmu-v3                             @        }                                       {               eventq gerror priq cmdq-sync            6         	  6disabled          syscon@fd58a000       )    rockchip,rk3588-pmugrf syscon simple-mfd                X                   n      syscon@fd58c000           rockchip,rk3588-sys-grf syscon              X                   i      syscon@fd5a4000           rockchip,rk3588-vop-grf syscon              Z@                    j      syscon@fd5a6000           rockchip,rk3588-vo0-grf syscon              Z`                 0                      syscon@fd5a8000           rockchip,rk3588-vo1-grf syscon              Z       @         0                k      syscon@fd5ac000           rockchip,rk3588-usb-grf syscon              Z       @                  syscon@fd5b0000           rockchip,rk3588-php-grf syscon              [                    +      syscon@fd5bc000       $    rockchip,rk3588-pipe-phy-grf syscon             [                         syscon@fd5c4000       $    rockchip,rk3588-pipe-phy-grf syscon             \@                         syscon@fd5c8000       $    rockchip,rk3588-usbdpphy-grf syscon             \       @                  syscon@fd5d0000       .    rockchip,rk3588-usb2phy-grf syscon simple-mfd               ]        @                      +                 usb2phy@0             rockchip,rk3588-usb2phy                                    0             phyclk          usb480m_phy0                                 i     m             Cphy apb         6okay                  otg-port            O            6okay               #            syscon@fd5d8000       .    rockchip,rk3588-usb2phy-grf syscon simple-mfd               ]       @                      +      usb2phy@8000              rockchip,rk3588-usb2phy                                   0             phyclk          usb480m_phy2                                 i     o             Cphy apb       	  6disabled               %   host-port           O          	  6disabled               &            syscon@fd5dc000       .    rockchip,rk3588-usb2phy-grf syscon simple-mfd               ]       @                      +      usb2phy@c000              rockchip,rk3588-usb2phy                                   0             phyclk          usb480m_phy3                                 i     p              Cphy apb         6okay               '   host-port           O            6okay            Z   *           (            syscon@fd5e0000       $    rockchip,rk3588-hdptxphy-grf syscon             ^                          syscon@fd5f0000           rockchip,rk3588-ioc syscon              _                          sram@fd600000         
    mmio-sram               `                         `                          +         clock-controller@fd7c0000             rockchip,rk3588-cru             |                7                                                                         ]      q                 @  GA .  2Fq )׫ׄ e /  ׄ   e Zр         e   +                                       i2c@fd880000          (    rockchip,rk3588-i2c rockchip,rk3399-i2c                                    =               0     t     s      	  i2c pclk            r   ,        |default                      +            6okay       regulator@42              rockchip,rk8602            B                   vdd_cpu_big0_s0                            dp                           !   -              regulator-state-mem          ,         regulator@43               rockchip,rk8603 rockchip,rk8602            C                   vdd_cpu_big1_s0                            dp                           !   -              regulator-state-mem          ,            serial@fd890000       &    rockchip,rk3588-uart snps,dw-apb-uart                                      K               0                  baudclk apb_pclk            E   .      .           Jtx rx           r   /        |default         T           ^         	  6disabled          pwm@fd8b0000          (    rockchip,rk3588-pwm rockchip,rk3328-pwm                              0                	  pwm pclk            r   0        |default         k         	  6disabled          pwm@fd8b0010          (    rockchip,rk3588-pwm rockchip,rk3328-pwm                             0                	  pwm pclk            r   1        |default         k           6okay                     pwm@fd8b0020          (    rockchip,rk3588-pwm rockchip,rk3328-pwm                              0                	  pwm pclk            r   2        |default         k         	  6disabled          pwm@fd8b0030          (    rockchip,rk3588-pwm rockchip,rk3328-pwm              0               0                	  pwm pclk            r   3        |default         k         	  6disabled          power-management@fd8d8000         &    rockchip,rk3588-pmu syscon simple-mfd                                  l   power-controller          !    rockchip,rk3588-power-controller                        v            +            6okay                   power-domain@8                     v                         +       power-domain@9             	         0     !     #     "                4   5   6        v                         +       power-domain@10            
        0     !     #     "           7        v          power-domain@11                    0     !     #     "           8        v                power-domain@12                    0                          9   :   ;   <        v          power-domain@13                                 +            v       power-domain@14                  (  0                                    =        v          power-domain@15                     0                               >        v          power-domain@16                    0                     ?   @   A                     +            v       power-domain@17                     0                               B   C   D        v                power-domain@21                    0                                                                                                      E   F   G   H   I   J   K   L                     +            v       power-domain@23                    0      C      A                M        v          power-domain@14                     0                               =        v          power-domain@15                    0                          >        v          power-domain@22                    0                     N        v             power-domain@24                    0     [     Z     ]           O   P                     +            v       power-domain@25                  8  0                                   Z           Q        v             power-domain@26                  8  0                                   Q           R   S        v          power-domain@27                  0  0                                         T   U   V   W                     +            v       power-domain@28                     0                               X   Y        v          power-domain@29                  (  0                                    Z   [        v             power-domain@30                    0     z     {           \        v          power-domain@31                  @  0     W                                              ]   ^   _   `        v          power-domain@33            !        0     W     Z     [        v          power-domain@34            "        0     W     Z     [        v          power-domain@37            %        0          2           a        v          power-domain@38            &        0      4      5        v          power-domain@40            (           b        v                video-codec@fdb50000          +    rockchip,rk3588-vpu121 rockchip,rk3568-vpu                                      w               vdpu            0                
  aclk hclk              c        (             iommu@fdb50800        ,    rockchip,rk3588-iommu rockchip,rk3568-iommu                     @               v               aclk iface          0                  (               6               c      rga@fdb80000          (    rockchip,rk3588-rga rockchip,rk3288-rga                                    t               0                       aclk hclk sclk          i     r     q     p        Ccore axi ahb            (             video-codec@fdba0000              rockchip,rk3588-vepu121                                     z               0                
  aclk hclk              d        (             iommu@fdba0800        ,    rockchip,rk3588-iommu rockchip,rk3568-iommu                     @               y               0                  aclk iface          (               6               d      video-codec@fdba4000              rockchip,rk3588-vepu121             @                       |               0                
  aclk hclk              e        (             iommu@fdba4800        ,    rockchip,rk3588-iommu rockchip,rk3568-iommu             H        @               {               0                  aclk iface          (               6               e      video-codec@fdba8000              rockchip,rk3588-vepu121                                    ~               0                
  aclk hclk              f        (             iommu@fdba8800        ,    rockchip,rk3588-iommu rockchip,rk3568-iommu                     @               }               0                  aclk iface          (               6               f      video-codec@fdbac000              rockchip,rk3588-vepu121                                                   0                
  aclk hclk              g        (             iommu@fdbac800        ,    rockchip,rk3588-iommu rockchip,rk3568-iommu                     @                              0                  aclk iface          (               6               g      video-codec@fdc70000              rockchip,rk3588-av1-vpu                                     l               vdpu            7      A      C        Gׄ ׄ         0      A      C      
  aclk hclk           (                i                           vop@fdd90000              rockchip,rk3588-vop                      B     P                vop gamma-lut                               8  0     ]     \     a     b     c     d     [      7  aclk hclk dclk_vp0 dclk_vp1 dclk_vp2 dclk_vp3 pclk_vop             h        (               e   i           j           k           l      	  6disabled       ports                        +                  port@0                       +                      port@1                       +                     port@2                       +                     port@3                       +                           iommu@fdd97e00        ,    rockchip,rk3588-iommu rockchip,rk3568-iommu              ~                                                  0     ]     \        aclk iface          6            (             	  6disabled               h      i2s@fddc0000              rockchip,rk3588-i2s-tdm                                                    0                       mclk_tx mclk_rx hclk            7                           E   m            Jtx          (               i             Ctx-m                      	  6disabled          i2s@fddf0000              rockchip,rk3588-i2s-tdm                                                    0     4     4     5        mclk_tx mclk_rx hclk            7     1                      E   m           Jtx          (               i             Ctx-m                      	  6disabled          i2s@fddfc000              rockchip,rk3588-i2s-tdm                                                   0     0     0     ,        mclk_tx mclk_rx hclk            7     -                      E   m           Jrx          (               i             Crx-m                      	  6disabled          qos@fdf35000              rockchip,rk3588-qos syscon              P                    9      qos@fdf35200              rockchip,rk3588-qos syscon              R                    :      qos@fdf35400              rockchip,rk3588-qos syscon              T                    ;      qos@fdf35600              rockchip,rk3588-qos syscon              V                    <      qos@fdf36000              rockchip,rk3588-qos syscon              `                    \      qos@fdf39000              rockchip,rk3588-qos syscon                                  a      qos@fdf3d800              rockchip,rk3588-qos syscon                                  b      qos@fdf3e000              rockchip,rk3588-qos syscon                                  ^      qos@fdf3e200              rockchip,rk3588-qos syscon                                  ]      qos@fdf3e400              rockchip,rk3588-qos syscon                                  _      qos@fdf3e600              rockchip,rk3588-qos syscon                                  `      qos@fdf40000              rockchip,rk3588-qos syscon                                   Z      qos@fdf40200              rockchip,rk3588-qos syscon                                  [      qos@fdf40400              rockchip,rk3588-qos syscon                                  T      qos@fdf40500              rockchip,rk3588-qos syscon                                  U      qos@fdf40600              rockchip,rk3588-qos syscon                                  V      qos@fdf40800              rockchip,rk3588-qos syscon                                  W      qos@fdf41000              rockchip,rk3588-qos syscon                                  X      qos@fdf41100              rockchip,rk3588-qos syscon                                  Y      qos@fdf60000              rockchip,rk3588-qos syscon                                   ?      qos@fdf60200              rockchip,rk3588-qos syscon                                  @      qos@fdf60400              rockchip,rk3588-qos syscon                                  A      qos@fdf61000              rockchip,rk3588-qos syscon                                  B      qos@fdf61200              rockchip,rk3588-qos syscon                                  C      qos@fdf61400              rockchip,rk3588-qos syscon                                  D      qos@fdf62000              rockchip,rk3588-qos syscon                                   =      qos@fdf63000              rockchip,rk3588-qos syscon              0                    >      qos@fdf64000              rockchip,rk3588-qos syscon              @                    M      qos@fdf66000              rockchip,rk3588-qos syscon              `                    E      qos@fdf66200              rockchip,rk3588-qos syscon              b                    F      qos@fdf66400              rockchip,rk3588-qos syscon              d                    G      qos@fdf66600              rockchip,rk3588-qos syscon              f                    H      qos@fdf66800              rockchip,rk3588-qos syscon              h                    I      qos@fdf66a00              rockchip,rk3588-qos syscon              j                    J      qos@fdf66c00              rockchip,rk3588-qos syscon              l                    K      qos@fdf66e00              rockchip,rk3588-qos syscon              n                    L      qos@fdf67000              rockchip,rk3588-qos syscon              p                    N      qos@fdf67200              rockchip,rk3588-qos syscon              r               qos@fdf70000              rockchip,rk3588-qos syscon                                   7      qos@fdf71000              rockchip,rk3588-qos syscon                                  8      qos@fdf72000              rockchip,rk3588-qos syscon                                   4      qos@fdf72200              rockchip,rk3588-qos syscon              "                    5      qos@fdf72400              rockchip,rk3588-qos syscon              $                    6      qos@fdf80000              rockchip,rk3588-qos syscon                                   Q      qos@fdf81000              rockchip,rk3588-qos syscon                                  R      qos@fdf81200              rockchip,rk3588-qos syscon                                  S      qos@fdf82000              rockchip,rk3588-qos syscon                                   O      qos@fdf82200              rockchip,rk3588-qos syscon              "                    P      dfi@fe060000                                   rockchip,rk3588-dfi       @                       &              0              :                  n      pcie@fe180000         *    rockchip,rk3588-pcie rockchip,rk3568-pcie              0   ?      0  0     C     H     >     M     R           )  aclk_mst aclk_slv aclk_dbi pclk aux pipe             pci       P                                                                                sys pmc msg legacy err                                          `  '                  o                      o                     o                     o           5           F           U  0    p  0            ]           Q   )         	  Vpcie-phy            (       "      T                                                       @      	       @         0     
@       @                                     dbi apb config          i     )     .      	  Cpwr pipe                         +           6okay            g   q          legacy-interrupt-controller          s                                                                     o         pcie@fe190000         *    rockchip,rk3588-pcie rockchip,rk3568-pcie              @   O      0  0     D     I     ?     N     S     s      )  aclk_mst aclk_slv aclk_dbi pclk aux pipe             pci       P                                                                                sys pmc msg legacy err                                          `  '                  r                      r                     r                     r           5           F           U  @    p  @            ]           Q   s         	  Vpcie-phy            (       "      T                                                       @      
        @         0     
A        @                                     dbi apb config          i     *     /      	  Cpwr pipe                         +           6okay            g   q          legacy-interrupt-controller          s                                                                     r         ethernet@fe1c0000         &    rockchip,rk3588-gmac snps,dwmac-4.20a                                                                     macirq eth_wake_irq       (  0     6     7     Y     ^     5      0  stmmaceth clk_mac_ref pclk_mac aclk_mac ptp_ref         (       !        i     $      
  Cstmmaceth           e   i           +           t                    u           v               	  6disabled       mdio              snps,dwmac-mdio                      +          stmmac-axi-config                                                                     t      rx-queues-config                          u   queue0        queue1           tx-queues-config            )              v   queue0        queue1              sata@fe210000         '    rockchip,rk3588-dwc-ahci snps,dwc-ahci              !                                    (  0     b     _     e     T     o        sata pmalive rxoob ref asic         ?                        +          	  6disabled       sata-port@0                     Q @          Q   s         	  Vsata-phy            ^            m             sata@fe230000         '    rockchip,rk3588-dwc-ahci snps,dwc-ahci              #                                    (  0     d     a     g     V     q        sata pmalive rxoob ref asic         ?                        +          	  6disabled       sata-port@0                     Q @          Q   )         	  Vsata-phy            ^            m             spi@fe2b0000              rockchip,sfc                +        @                               0     /     0        clk_sfc hclk_sfc                         +          	  6disabled          mmc@fe2c0000          0    rockchip,rk3588-dw-mshc rockchip,rk3288-dw-mshc             ,        @                                0   
      
   	                  biu ciu ciu-drive ciu-sample            |                    |default         r   w   x   y   z        (       (        6okay                                                                                {           |      mmc@fe2d0000          0    rockchip,rk3588-dw-mshc rockchip,rk3288-dw-mshc             -        @                                0                            biu ciu ciu-drive ciu-sample            |                    |default         r   }        (       %      	  6disabled          mmc@fe2e0000              rockchip,rk3588-dwcmshc             .                                       7     -     .     ,        G n6        (  0     ,     *     +     -     .        core bus axi block timer                     r   ~                    |default       (  i                                 Ccore bus axi block timer            6okay                                          	               i2s@fe470000              rockchip,rk3588-i2s-tdm             G                                       0      +      /      (        mclk_tx mclk_rx hclk            7      )      -                            E   .       .           Jtx rx           (       &        i      *      +      
  Ctx-m rx-m            &        |default         r                                   6okay       port                  endpoint            Ai2s         L           T                          i2s@fe480000              rockchip,rk3588-i2s-tdm             H                                       0     y     }     u        mclk_tx mclk_rx hclk            E   .      .           Jtx rx           i     ^     _      
  Ctx-m rx-m            &        |default       (  r                                                	  6disabled          i2s@fe490000          (    rockchip,rk3588-i2s rockchip,rk3066-i2s             I                                       0                    i2s_clk i2s_hclk            7                            E                     Jtx rx           (       &        |default         r                              	  6disabled          i2s@fe4a0000          (    rockchip,rk3588-i2s rockchip,rk3066-i2s             J                                       0      %              i2s_clk i2s_hclk            7      "                      E                    Jtx rx           (       &        |default         r                              	  6disabled          interrupt-controller@fe600000             arm,gic-v3               `             h                       	                s        d    a          n     8         y                                         +                 msi-controller@fe640000           arm,gic-v3-its              d                  y                      p      msi-controller@fe660000           arm,gic-v3-its              f                  y                            ppi-partitions     interrupt-partition-0                                        interrupt-partition-1                       	                       dma-controller@fea10000           arm,pl330 arm,primecell                     @                 V              W                        0      n      	  apb_pclk                          .      dma-controller@fea30000           arm,pl330 arm,primecell                     @                 X              Y                        0      o      	  apb_pclk                                i2c@fea90000          (    rockchip,rk3588-i2c rockchip,rk3399-i2c                              0            {      	  i2c pclk                  >               r           |default                      +          	  6disabled          i2c@feaa0000          (    rockchip,rk3588-i2c rockchip,rk3399-i2c                              0            |      	  i2c pclk                  ?               r           |default                      +          	  6disabled          i2c@feab0000          (    rockchip,rk3588-i2c rockchip,rk3399-i2c                              0            }      	  i2c pclk                  @               r           |default                      +          	  6disabled          i2c@feac0000          (    rockchip,rk3588-i2c rockchip,rk3399-i2c                              0            ~      	  i2c pclk                  A               r           |default                      +          	  6disabled          i2c@fead0000          (    rockchip,rk3588-i2c rockchip,rk3399-i2c                              0                  	  i2c pclk                  B               r           |default                      +          	  6disabled          timer@feae0000        ,    rockchip,rk3588-timer rockchip,rk3288-timer                                     !               0      T      W        pclk timer        watchdog@feaf0000              rockchip,rk3588-wdt snps,dw-wdt                              0      d      c      
  tclk pclk                 ;             spi@feb00000          (    rockchip,rk3588-spi rockchip,rk3066-spi                                    F               0                    spiclk apb_pclk         E   .      .           Jtx rx                      r                 |default                      +          	  6disabled          spi@feb10000          (    rockchip,rk3588-spi rockchip,rk3066-spi                                    G               0                    spiclk apb_pclk         E   .      .           Jtx rx                      r                 |default                      +          	  6disabled          spi@feb20000          (    rockchip,rk3588-spi rockchip,rk3066-spi                                    H               0                    spiclk apb_pclk         E                    Jtx rx                      r              |default                      +            6okay            7              G    pmic@0            rockchip,rk806           B@                                                                  |default         r                             	   -        	   -        	#   -        	/   -        	;   -        	G   -        	S   -        	_   -        	k   -        	w   -        	           	   -        	           	           	   -   dvs1-null-pins          	gpio_pwrctrl1         	  	pin_fun0                     dvs2-null-pins          	gpio_pwrctrl2         	  	pin_fun0                     dvs3-null-pins          	gpio_pwrctrl3         	  	pin_fun0                     regulators     dcdc-reg1                              dp         ~          0        vdd_gpu_s0          	             "   regulator-state-mem          ,         dcdc-reg2                              dp         ~          0        vdd_cpu_lit_s0                regulator-state-mem          ,         dcdc-reg3                              
L         q          0        vdd_log_s0     regulator-state-mem          ,        	 q         dcdc-reg4                              dp         ~          0        vdd_vdenc_s0       regulator-state-mem          ,         dcdc-reg5                              
L                   0        vdd_ddr_s0     regulator-state-mem          ,        	 P         dcdc-reg6                             vdd2_ddr_s3    regulator-state-mem          

         dcdc-reg7                                                 0        vdd_2v0_pldo_s3               regulator-state-mem          

        	          dcdc-reg8                              2Z         2Z        vcc_3v3_s3             {   regulator-state-mem          

        	 2Z         dcdc-reg9                             vddq_ddr_s0    regulator-state-mem          ,         dcdc-reg10                             w@         w@        vcc_1v8_s3     regulator-state-mem          

        	 w@         pldo-reg1                              w@         w@        avcc_1v8_s0               regulator-state-mem          ,         pldo-reg2                              w@         w@        vcc_1v8_s0     regulator-state-mem          ,        	 w@         pldo-reg3                              O         O        avdd_1v2_s0    regulator-state-mem          ,         pldo-reg4                              2Z         2Z          0        vcc_3v3_s0     regulator-state-mem          ,         pldo-reg5                              w@         2Z          0        vccio_sd_s0            |   regulator-state-mem          ,         pldo-reg6                              w@         w@      	  pldo6_s3       regulator-state-mem          

        	 w@         nldo-reg1                              q         q        vdd_0v75_s3    regulator-state-mem          

        	 q         nldo-reg2                              P         P        vdd_ddr_pll_s0     regulator-state-mem          ,        	 P         nldo-reg3                              q         q        avdd_0v75_s0       regulator-state-mem          ,         nldo-reg4                              P         P        vdd_0v85_s0    regulator-state-mem          ,         nldo-reg5                              q         q        vdd_0v75_s0    regulator-state-mem          ,                  spi@feb30000          (    rockchip,rk3588-spi rockchip,rk3066-spi                                    I               0                    spiclk apb_pclk         E                    Jtx rx                      r                 |default                      +          	  6disabled          serial@feb40000       &    rockchip,rk3588-uart snps,dw-apb-uart                                      L               0                    baudclk apb_pclk            E   .      .   	        Jtx rx           r           |default         ^           T         	  6disabled          serial@feb50000       &    rockchip,rk3588-uart snps,dw-apb-uart                                      M               0                    baudclk apb_pclk            E   .   
   .           Jtx rx           r           |default         ^           T           6okay          serial@feb60000       &    rockchip,rk3588-uart snps,dw-apb-uart                                      N               0                    baudclk apb_pclk            E   .      .           Jtx rx           r           |default         ^           T         	  6disabled          serial@feb70000       &    rockchip,rk3588-uart snps,dw-apb-uart                                      O               0                    baudclk apb_pclk            E      	      
        Jtx rx           r           |default         ^           T         	  6disabled          serial@feb80000       &    rockchip,rk3588-uart snps,dw-apb-uart                                      P               0                    baudclk apb_pclk            E                    Jtx rx           r           |default         ^           T         	  6disabled          serial@feb90000       &    rockchip,rk3588-uart snps,dw-apb-uart                                      Q               0                    baudclk apb_pclk            E                    Jtx rx           r           |default         ^           T         	  6disabled          serial@feba0000       &    rockchip,rk3588-uart snps,dw-apb-uart                                      R               0                    baudclk apb_pclk            E   m      m           Jtx rx           r           |default         ^           T         	  6disabled          serial@febb0000       &    rockchip,rk3588-uart snps,dw-apb-uart                                      S               0                    baudclk apb_pclk            E   m   	   m   
        Jtx rx           r           |default         ^           T         	  6disabled          serial@febc0000       &    rockchip,rk3588-uart snps,dw-apb-uart                                      T               0                    baudclk apb_pclk            E   m      m           Jtx rx           r           |default         ^           T         	  6disabled          pwm@febd0000          (    rockchip,rk3588-pwm rockchip,rk3328-pwm                              0      L      K      	  pwm pclk            r           |default         k         	  6disabled          pwm@febd0010          (    rockchip,rk3588-pwm rockchip,rk3328-pwm                             0      L      K      	  pwm pclk            r           |default         k         	  6disabled          pwm@febd0020          (    rockchip,rk3588-pwm rockchip,rk3328-pwm                              0      L      K      	  pwm pclk            r           |default         k         	  6disabled          pwm@febd0030          (    rockchip,rk3588-pwm rockchip,rk3328-pwm              0               0      L      K      	  pwm pclk            r           |default         k         	  6disabled          pwm@febe0000          (    rockchip,rk3588-pwm rockchip,rk3328-pwm                              0      O      N      	  pwm pclk            r           |default         k         	  6disabled          pwm@febe0010          (    rockchip,rk3588-pwm rockchip,rk3328-pwm                             0      O      N      	  pwm pclk            r           |default         k         	  6disabled          pwm@febe0020          (    rockchip,rk3588-pwm rockchip,rk3328-pwm                              0      O      N      	  pwm pclk            r           |default         k         	  6disabled          pwm@febe0030          (    rockchip,rk3588-pwm rockchip,rk3328-pwm              0               0      O      N      	  pwm pclk            r           |default         k         	  6disabled          pwm@febf0000          (    rockchip,rk3588-pwm rockchip,rk3328-pwm                              0      R      Q      	  pwm pclk            r           |default         k         	  6disabled          pwm@febf0010          (    rockchip,rk3588-pwm rockchip,rk3328-pwm                             0      R      Q      	  pwm pclk            r           |default         k         	  6disabled          pwm@febf0020          (    rockchip,rk3588-pwm rockchip,rk3328-pwm                              0      R      Q      	  pwm pclk            r           |default         k         	  6disabled          pwm@febf0030          (    rockchip,rk3588-pwm rockchip,rk3328-pwm              0               0      R      Q      	  pwm pclk            r           |default         k         	  6disabled          thermal-zones      package-thermal         
"            
8            
F          trips      package-crit            
V 8        
b          	  critical                bigcore0-thermal            
"   d        
8            
F         trips      bigcore0-alert          
V L        
b          passive                  bigcore0-crit           
V 8        
b          	  critical             cooling-maps       map0            
m           
r                  bigcore2-thermal            
"   d        
8            
F         trips      bigcore2-alert          
V L        
b          passive                  bigcore2-crit           
V 8        
b          	  critical             cooling-maps       map0            
m           
r      	            littlecore-thermal          
"   d        
8            
F         trips      littlecore-alert            
V L        
b          passive                  littlecore-crit         
V 8        
b          	  critical             cooling-maps       map0            
m         0  
r                        center-thermal          
"            
8            
F         trips      center-crit         
V 8        
b          	  critical                gpu-thermal         
"   d        
8            
F         trips      gpu-alert           
V L        
b          passive                  gpu-crit            
V 8        
b          	  critical             cooling-maps       map0            
m           
r               npu-thermal         
"            
8            
F         trips      npu-crit            
V 8        
b          	  critical                   tsadc@fec00000            rockchip,rk3588-tsadc                                                     0                    tsadc apb_pclk          7              G         i      V      W        Ctsadc-apb tsadc         
         
            
            r           
           |default sleep           
           6okay                     adc@fec10000              rockchip,rk3588-saradc                                                    
           0                    saradc apb_pclk         i      U        Csaradc-apb          6okay            
         i2c@fec80000          (    rockchip,rk3588-i2c rockchip,rk3399-i2c                              0                  	  i2c pclk                  C               r           |default                      +            6okay       rtc@51            haoyu,hym8563              Q                                              hym8563         |default         r                     i2c@fec90000          (    rockchip,rk3588-i2c rockchip,rk3399-i2c                              0                  	  i2c pclk                  D               r           |default                      +            6okay       audio-codec@11            everest,es8316                     7      1        G          0      1        mclk                   port       endpoint            T                             i2c@feca0000          (    rockchip,rk3588-i2c rockchip,rk3399-i2c                              0                  	  i2c pclk                  E               r           |default                      +          	  6disabled          spi@fecb0000          (    rockchip,rk3588-spi rockchip,rk3066-spi                                    J               0                    spiclk apb_pclk         E   m      m           Jtx rx                      r                 |default                      +          	  6disabled          efuse@fecc0000            rockchip,rk3588-otp                               0                                otp apb_pclk phy arb            i                          Cotp apb arb                      +      cpu-code@2                      id@7                        cpu-leakage@17                      cpu-leakage@18                      cpu-leakage@19                      log-leakage@1a                      gpu-leakage@1b                      cpu-version@1c                                    npu-leakage@28             (         codec-leakage@29               )            dma-controller@fed10000           arm,pl330 arm,primecell                     @                 Z              [                        0      p      	  apb_pclk                          m      phy@fed60000              rockchip,rk3588-hdptx-phy                                 0          T        ref apb         O          8  i     #          c     d     e     !     "      "  Cphy apb init cmn lane ropll lcpll           e         	  6disabled          phy@fed80000              rockchip,rk3588-usbdp-phy                                O           0          l     V           refclk immortal pclk utmi         (  i                                     Cinit cmn lane pcs_apb pma_apb                      .           ?           U         	  6disabled               $      phy@fee00000              rockchip,rk3588-naneng-combphy                               0          v     W        ref apb pipe            7             G         O           i     <     C        Cphy apb         e   +        w           6okay               s      phy@fee20000              rockchip,rk3588-naneng-combphy                               0          x     W        ref apb pipe            7             G         O           i     >     E        Cphy apb         e   +        w           6okay               )      sram@ff001000         
    mmio-sram                                                                +         pinctrl           rockchip,rk3588-pinctrl                  e                        +                 gpio@fd8a0000             rockchip,gpio-bank                                                    0     q     r                                         s                                       gpio@fec20000             rockchip,gpio-bank                                                    0      s      t                                         s                                       gpio@fec30000             rockchip,gpio-bank                                                    0      u      v                           @             s                            gpio@fec40000             rockchip,gpio-bank                                                    0      w      x                           `             s                                 q      gpio@fec50000             rockchip,gpio-bank                                                    0      y      z                                        s                                       pcfg-pull-up                              pcfg-pull-down                            pcfg-pull-none                            pcfg-pull-none-drv-level-2                                       pcfg-pull-up-drv-level-1                                         pcfg-pull-up-drv-level-2                                         pcfg-pull-none-smt                                     auddsm        bt1120        can0          can1          can2          cif       clk32k        cpu       ddrphych0         ddrphych1         ddrphych2         ddrphych3         dp0       dp1       emmc       emmc-rstnout                                   ~      emmc-bus8                                                                                                                            emmc-clk                                         emmc-cmd                                          emmc-data-strobe                                            eth1          fspi          gmac1         gpu       hdmi          i2c0       i2c0m2-xfer                                               ,         i2c1       i2c1m0-xfer                    	             	                       i2c2       i2c2m0-xfer                    	             	                       i2c3       i2c3m0-xfer                   	            	                       i2c4       i2c4m0-xfer                   	            	                       i2c5       i2c5m0-xfer                   	            	                       i2c6       i2c6m0-xfer                    	             	                       i2c7       i2c7m0-xfer                   	            	                       i2c8       i2c8m0-xfer                   	            	                       i2s0       i2s0-lrck                                        i2s0-mclk                                        i2s0-sclk                                        i2s0-sdi0                                        i2s0-sdo0                                           i2s1       i2s1m0-lrck                                      i2s1m0-sclk                                      i2s1m0-sdi0                                      i2s1m0-sdi1                                      i2s1m0-sdi2                                      i2s1m0-sdi3                                      i2s1m0-sdo0               	                       i2s1m0-sdo1               
                       i2s1m0-sdo2                                      i2s1m0-sdo3                                         i2s2       i2s2m1-lrck                                      i2s2m1-sclk                                      i2s2m1-sdi                
                       i2s2m1-sdo                                          i2s3       i2s3-lrck                                        i2s3-sclk                                        i2s3-sdi                                         i2s3-sdo                                            jtag          litcpu        mcu       mipi          npu       pcie20x1          pcie30phy         pcie30x1          pcie30x2          pcie30x4          pdm0          pdm1          pmic       pmic-pins         p                                                                                                                  pmu       pwm0       pwm0m0-pins                                 0         pwm1       pwm1m0-pins                                 1         pwm2       pwm2m0-pins                                 2         pwm3       pwm3m0-pins                                 3         pwm4       pwm4m0-pins                                          pwm5       pwm5m0-pins                	                          pwm6       pwm6m0-pins                                          pwm7       pwm7m0-pins                                          pwm8       pwm8m0-pins                                         pwm9       pwm9m0-pins                                         pwm10      pwm10m0-pins                                             pwm11      pwm11m0-pins                                            pwm12      pwm12m0-pins                                            pwm13      pwm13m0-pins                                            pwm14      pwm14m0-pins                                            pwm15      pwm15m0-pins                                            refclk        sata          sata0         sata1         sata2         sdio       sdiom1-pins       `                                                                                      }         sdmmc      sdmmc-bus4        @                                                             z      sdmmc-clk                                  w      sdmmc-cmd                                  x      sdmmc-det                                   y         spdif0        spdif1        spi0       spi0m0-pins       0                                                          spi0m0-cs0                                        spi0m0-cs1                                           spi1       spi1m1-pins       0                                                       spi1m1-cs0                                       spi1m1-cs1                                          spi2       spi2m2-pins       0                                                          spi2m2-cs0                 	                          spi3       spi3m1-pins       0                                                       spi3m1-cs0                                       spi3m1-cs1                                          spi4       spi4m0-pins       0                                                       spi4m0-cs0                                       spi4m0-cs1                                          tsadc      tsadc-shut-org                                           uart0      uart0m1-xfer                                 	                 /         uart1      uart1m1-xfer                      
            
                       uart2      uart2m0-xfer                       
             
                       uart3      uart3m1-xfer                      
            
                       uart4      uart4m1-xfer                      
            
                       uart5      uart5m1-xfer                      
            
                       uart6      uart6m1-xfer                       
            
                       uart7      uart7m1-xfer                      
            
                       uart8      uart8m1-xfer                      
            
                       uart9      uart9m1-xfer                      
            
                       vop       bt656         gpio-func      tsadc-gpio-func                                           eth0          gmac0         hym8563    hym8563-int                                           leds       led-rgb-g                                          led-rgb-r                                  sound      hp-detect                                            usb    vcc5v0-host-en                                             usb@fc400000              rockchip,rk3588-dwc3 snps,dwc3              @       @                                0                       ref_clk suspend_clk bus_clk         Ihost            Q                 Vusb2-phy usb3-phy         
  `utmi_wide           (               i     S         p                                   6okay          syscon@fd5b8000       %    rockchip,rk3588-pcie3-phy-grf syscon                [                         syscon@fd5c0000       $    rockchip,rk3588-pipe-phy-grf syscon             \                          syscon@fd5cc000       $    rockchip,rk3588-usbdpphy-grf syscon             \       @                  syscon@fd5d4000       .    rockchip,rk3588-usb2phy-grf syscon simple-mfd               ]@       @                      +                 usb2phy@4000              rockchip,rk3588-usb2phy           @                        0             phyclk          usb480m_phy1                                 i     n             Cphy apb         6okay                  otg-port            O            6okay                           i2s@fddc8000              rockchip,rk3588-i2s-tdm             ܀                                      0                       mclk_tx mclk_rx hclk            7                           E   m           Jtx          (               i             Ctx-m                      	  6disabled          i2s@fddf4000              rockchip,rk3588-i2s-tdm             @                                      0     9     9     ?        mclk_tx mclk_rx hclk            7     6                      E   m           Jtx          (               i             Ctx-m                      	  6disabled          i2s@fddf8000              rockchip,rk3588-i2s-tdm             ߀                                      0     +     +     '        mclk_tx mclk_rx hclk            7     (                      E   m           Jrx          (               i             Crx-m                      	  6disabled          i2s@fde00000              rockchip,rk3588-i2s-tdm                                                    0     &     &     "        mclk_tx mclk_rx hclk            7     #                      E   m           Jrx          (               i             Crx-m                      	  6disabled          pcie@fe150000         *    rockchip,rk3588-pcie rockchip,rk3568-pcie                        +                        0  0     @     E     ;     J     O     t      )  aclk_mst aclk_slv aclk_dbi pclk aux pipe             pci       P                                                                           sys pmc msg legacy err                                          `  '                                                                                             5            F           U                      ]           Q         	  Vpcie-phy            (       "      T                                                       @      	        @         0     
@        @                                     dbi apb config          i     &     +      	  Cpwr pipe            6okay            g                        legacy-interrupt-controller          s                                                                             pcie-ep@fe150000              rockchip,rk3588-pcie-ep       P     
@             
@                         	        @      
@0                 dbi dbi2 apb addr_space atu       0  0     @     E     ;     J     O     t      )  aclk_mst aclk_slv aclk_dbi pclk aux pipe                                                                                                                                       +  sys pmc msg legacy err dma0 dma1 dma2 dma3          F           ]           Q         	  Vpcie-phy            (       "        i     &     +      	  Cpwr pipe          	  6disabled          pcie@fe160000         *    rockchip,rk3588-pcie rockchip,rk3568-pcie                        +                       0  0     A     F     <     K     P     u      )  aclk_mst aclk_slv aclk_dbi pclk aux pipe             pci       P                                                                              sys pmc msg legacy err                                          `  '                                                                                             5           F           U                    ]           Q         	  Vpcie-phy            (       "      T                                                       @      	@       @         0     
@@       @                                     dbi apb config          i     '     ,      	  Cpwr pipe          	  6disabled       legacy-interrupt-controller          s                                                                              pcie@fe170000         *    rockchip,rk3588-pcie rockchip,rk3568-pcie                  /      0  0     B     G     =     L     Q           )  aclk_mst aclk_slv aclk_dbi pclk aux pipe             pci       P                                                                                sys pmc msg legacy err                                          `  '                                                                                             5           F           U       p               ]           Q            	  Vpcie-phy            (       "      T                                                       @      	       @         0     
@       @                                     dbi apb config          i     (     -      	  Cpwr pipe                         +           6okay            g             legacy-interrupt-controller          s                                                                              ethernet@fe1b0000         &    rockchip,rk3588-gmac snps,dwmac-4.20a                                                                     macirq eth_wake_irq       (  0     6     7     X     ]     4      0  stmmaceth clk_mac_ref pclk_mac aclk_mac ptp_ref         (       !        i     #      
  Cstmmaceth           e   i           +                                                         	  6disabled       mdio              snps,dwmac-mdio                      +          stmmac-axi-config                                                                           rx-queues-config                             queue0        queue1           tx-queues-config            )                 queue0        queue1              sata@fe220000         '    rockchip,rk3588-dwc-ahci snps,dwc-ahci              "                                    (  0     c     `     f     U     p        sata pmalive rxoob ref asic         ?                        +          	  6disabled       sata-port@0                     Q @          Q            	  Vsata-phy            ^            m             phy@fed90000              rockchip,rk3588-usbdp-phy                                O           0          m     W           refclk immortal pclk utmi         (  i                                     Cinit cmn lane pcs_apb pma_apb                      .           ?           U           6okay                     phy@fee10000              rockchip,rk3588-naneng-combphy                               0          w     W        ref apb pipe            7             G         O           i     =     D        Cphy apb         e   +        w           6okay                     phy@fee80000              rockchip,rk3588-pcie3-phy                                O            0     y        pclk            i     H        Cphy         e   +                   6okay                     opp-table-cluster0            operating-points-v2                        opp-1008000000               <         ' 
L 
L ~        5  @      opp-1200000000               G         ' 
4 
4 ~        5  @      opp-1416000000               Tfr         '   ~        5  @         F      opp-1608000000               _"         ' P P ~        5  @      opp-1800000000               kI         ' ~ ~ ~        5  @         opp-table-cluster1            operating-points-v2                        opp-1200000000               G         ' 
L 
L B@        5  @      opp-1416000000               Tfr         '   B@        5  @      opp-1608000000               _"         '   B@        5  @      opp-1800000000               kI         ' P P B@        5  @      opp-2016000000               x)         ' H H B@        5  @      opp-2208000000               h         ' l l B@        5  @      opp-2400000000                        ' B@ B@ B@        5  @         opp-table-cluster2            operating-points-v2                        opp-1200000000               G         ' 
L 
L B@        5  @      opp-1416000000               Tfr         '   B@        5  @      opp-1608000000               _"         '   B@        5  @      opp-1800000000               kI         ' P P B@        5  @      opp-2016000000               x)         ' H H B@        5  @      opp-2208000000               h         ' l l B@        5  @      opp-2400000000                        ' B@ B@ B@        5  @         opp-table             operating-points-v2            !   opp-300000000                         ' 
L 
L P      opp-400000000                ׄ         ' 
L 
L P      opp-500000000                e         ' 
L 
L P      opp-600000000                #F         ' 
L 
L P      opp-700000000                )'         ' 
` 
` P      opp-800000000                /         ' q q P      opp-900000000                5         ' 5  5  P      opp-1000000000               ;         ' P P P         chosen          Rserial2:1500000n8         analog-sound              audio-graph-card            ^           crk3588-es8316           i                  |default         r         .  uMIC2 Mic Jack Headphones HPOL Headphones HPOR         )  }Microphone Mic Jack Headphone Headphones          leds          
    gpio-leds           |default         r      led-0                      	status          m                
  heartbeat         led-1                      	status          m                  none             pwm-fan           pwm-fan                _                    -                 P                     vcc3v3-pcie2x1l2-regulator            regulator-fixed         vcc3v3_pcie2x1l2             2Z         2Z                  !   {      vcc3v3-pcie30-regulator           regulator-fixed                  m                  vcc3v3_pcie30            2Z         2Z                  !   -                 vcc5v0-host-regulator             regulator-fixed         vcc5v0_host                            LK@         LK@                 p                  |default         r          !   -           *      vcc5v0-sys-regulator              regulator-fixed         vcc5v0_sys                             LK@         LK@           -      vcc-1v1-nldo-s3-regulator             regulator-fixed         vcc_1v1_nldo_s3                                             !   -                    	compatible interrupt-parent #address-cells #size-cells model gpio0 gpio1 gpio2 gpio3 gpio4 i2c0 i2c1 i2c2 i2c3 i2c4 i2c5 i2c6 i2c7 i2c8 serial0 serial1 serial2 serial3 serial4 serial5 serial6 serial7 serial8 serial9 spi0 spi1 spi2 spi3 spi4 mmc0 mmc1 cpu device_type reg enable-method capacity-dmips-mhz clocks assigned-clocks assigned-clock-rates cpu-idle-states i-cache-size i-cache-line-size i-cache-sets d-cache-size d-cache-line-size d-cache-sets next-level-cache dynamic-power-coefficient #cooling-cells operating-points-v2 cpu-supply phandle entry-method local-timer-stop arm,psci-suspend-param entry-latency-us exit-latency-us min-residency-us cache-level cache-unified ports arm,smc-id shmem #clock-cells #reset-cells interrupts clock-frequency clock-output-names interrupt-names ranges clock-names power-domains status mali-supply dr_mode phys phy-names phy_type resets snps,dis_enblslpm_quirk snps,dis-u1-entry-quirk snps,dis-u2-entry-quirk snps,dis-u2-freeclk-exists-quirk snps,dis-del-phy-power-chg-quirk snps,dis-tx-ipgap-linecheck-quirk snps,dis_rxdet_inp3_quirk #iommu-cells reset-names #phy-cells phy-supply rockchip,grf pinctrl-0 pinctrl-names fcs,suspend-voltage-selector regulator-name regulator-always-on regulator-boot-on regulator-min-microvolt regulator-max-microvolt regulator-ramp-delay vin-supply regulator-off-in-suspend dmas dma-names reg-shift reg-io-width #pwm-cells #power-domain-cells pm_qos iommus reg-names rockchip,vop-grf rockchip,vo1-grf rockchip,pmu assigned-clock-parents #sound-dai-cells bus-range #interrupt-cells interrupt-map-mask interrupt-map linux,pci-domain max-link-speed msi-map num-lanes reset-gpios interrupt-controller rockchip,php-grf snps,axi-config snps,mixed-burst snps,mtl-rx-config snps,mtl-tx-config snps,tso snps,blen snps,wr_osr_lmt snps,rd_osr_lmt snps,rx-queues-to-use snps,tx-queues-to-use ports-implemented hba-port-cap snps,rx-ts-max snps,tx-ts-max fifo-depth max-frequency bus-width cap-mmc-highspeed cap-sd-highspeed disable-wp no-sdio no-mmc sd-uhs-sdr104 vmmc-supply vqmmc-supply no-sd non-removable mmc-hs200-1_8v rockchip,trcm-sync-tx-only dai-format mclk-fs remote-endpoint mbi-alias mbi-ranges msi-controller #msi-cells affinity arm,pl330-periph-burst #dma-cells num-cs spi-max-frequency gpio-controller #gpio-cells system-power-controller vcc1-supply vcc2-supply vcc3-supply vcc4-supply vcc5-supply vcc6-supply vcc7-supply vcc8-supply vcc9-supply vcc10-supply vcc11-supply vcc12-supply vcc13-supply vcc14-supply vcca-supply pins function regulator-enable-ramp-delay regulator-suspend-microvolt regulator-on-in-suspend polling-delay-passive polling-delay thermal-sensors temperature hysteresis trip cooling-device rockchip,hw-tshut-temp rockchip,hw-tshut-mode rockchip,hw-tshut-polarity pinctrl-1 #thermal-sensor-cells #io-channel-cells vref-supply wakeup-source bits rockchip,u2phy-grf rockchip,usb-grf rockchip,usbdpphy-grf rockchip,vo-grf rockchip,pipe-grf rockchip,pipe-phy-grf gpio-ranges bias-pull-up bias-pull-down bias-disable drive-strength input-schmitt-enable rockchip,pins vpcie3v3-supply rockchip,phy-grf opp-shared opp-hz opp-microvolt clock-latency-ns opp-suspend stdout-path dais label hp-det-gpio routing widgets color linux,default-trigger cooling-levels fan-supply pwms startup-delay-us enable-active-high 